. In terms of device maturity and process simplicity, however, GaAs MESFETs are more attractive, and are likely candidates for 20-40 Gbit/s class ICs.
We have recently reported on a 4O-GbitIs dynamic decision IC fabricated with 0.15-pm GaAs MESFETs which have the average cut-off frequency, IT, of around 100 GHz [3] . We adopted new circuit configurations such as the super-dynamic In order to obtain a clear eye opening, inputs and outputs were respectively terminated with 5042 and 10042 resistor. The IC has single-ended data, clock inputs anddlfferential data outputs.
Buffers were improved to cover the frequency range needed for 40-Gbitls signal amplification. We employed inductor peaking amplifiers in the clock buffer and the output buffer.
To compensate for the loss of the gain at high frequencies in source followers, capacitor peaking was also added circuit is expected to improve the maximum operating speed by more than 10% faster than that of conventional ones. Clock frequency (GHz) Fig. 3 . Calculated gain-bandwidth of selector core.
-(i) Without parallel feedback circuit and inductor.
(ii) Including only parallel feedback circuit. The second feature is the voltage bias levels fed to each SCP.
The bias levelof theMR is set higherthan thatof otherSCPs. This is attained by connecting the gate terminal of the MR to the anode ofthe upperdiode of the source followercircuit. As a result, I1>12. (2) For the ML and the SR, the gate terminals are common and the bias levels are the same,
I3=14 (3) than the conventional decision IC.
FABRICATION
The selector IC and the static decision IC were fabricated with 0.12-pm n+-self-aligned Au/WSiN gate GaAs
MESFETs [6] . AO. 12-pm gatelength was obtained by using ECR plasma RIE and i-line photolithography with shrinkage of the resist size. We adopted a two-step buried p-layers (BP) LDD structure to suppress the short channel effect. As aresult, Bit Rate (GbiVs) 
